How should the team redesign the parameter bank layouts and transfer execution to eliminate host synchronization and maximize PCIe bus saturation?
0
1
Tags
Prep Sessions
Edge-Native Mixture-of-Experts Serving with FreeToken @ University of Michigan - Ann Arbor
Ch.3 Adaptive Runtime Policies and Device Execution - Edge-Native Mixture-of-Experts Serving with FreeToken @ University of Michigan - Ann Arbor
CUDA-Graph-Compatible Device-Side Cache Execution - Edge-Native Mixture-of-Experts Serving with FreeToken @ University of Michigan - Ann Arbor
Ch.4 Platform Adaptation and Performance Evaluation - Edge-Native Mixture-of-Experts Serving with FreeToken @ University of Michigan - Ann Arbor
Expert Storage Formats and Platform Adaptation - Edge-Native Mixture-of-Experts Serving with FreeToken @ University of Michigan - Ann Arbor
Related
Match each component of the device-resident expert transfer mechanism to its primary function.
Order the steps involved in executing a fused multi-bank expert transfer across PCIe without host synchronization.
How should the team redesign the parameter bank layouts and transfer execution to eliminate host synchronization and maximize PCIe bus saturation?
What is the primary operational benefit of launching a single, fused memory transfer kernel across all weight banks rather than dispatching separate transfer kernels per bank?
To enable fused expert transfer across PCIe without host synchronization overhead, each parameter bank must maintain an independent, bank-specific expert-to-slot mapping.
Where is the copy work list containing source and destination indices created and stored during the expert transfer process?
Evaluate the architectural trade-offs of utilizing a fixed-dimension work buffer rather than dynamically resizing the buffer for PCIe expert parameter transfers. In your response, explain how the system handles transfers when fewer experts are needed than the buffer capacity, and describe how this approach preserves device-resident execution.